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Abstract—A fabrication process for Nb/Al-AlOx/Nb 
Josephson junctions (JJs) with sizes down to 200 nm has 
been developed on a 200-mm-wafer tool set typical for 
CMOS foundry. This process is the core of several nodes of 
a roadmap for fully-planarized fabrication processes for 
superconductor integrated circuits with 4, 8, and 10 
niobium layers developed at MIT Lincoln Laboratory. The 
process utilizes 248 nm photolithography, anodization, 
high-density plasma etching, and chemical mechanical 
polishing (CMP) for planarization of SiO2 interlayer 
dielectric. JJ electric properties and statistics such as on-
chip and wafer spreads of critical current, Ic, normal-state 
conductance, GN, and run-to-run reproducibility have been 
measured on 200-mm wafers over a broad range of JJ 
diameters from 200 nm to 1500 nm and critical current 
densities, Jc, from 10 kA/cm2 to 50 kA/cm2 where the JJs 
become self-shunted. Diffraction-limited photolithography 
of JJs is discussed. A relationship between JJ mask size, JJ 
size on wafer, and the minimum printable size for coherent 
and partially coherent illumination has been worked out. 
The GN and Ic spreads obtained have been found to be 
mainly caused by variations of the JJ areas and agree with 
the model accounting for an enhancement of mask errors 
near the diffraction-limited minimum printable size of JJs. 
Ic and GN spreads from 0.8% to 3% have been obtained 
for JJs with sizes from 1500 nm down to 500 nm. The 
spreads increase to about 8% for 200-nm JJs. Prospects 
for circuit densities > 106 JJ/cm2 and 193-nm 
photolithography for JJ definition are discussed.  
  
Index Terms—Nb/Al-AlOx/Nb Josephson junctions, RSFQ, 
RQL, superconducting integrated circuit, superconductor 
electronics, self-shunted junction, 248-nm photolithography, 
minimum printable size, mask error enhancement function 
 
I. INTRODUCTION 
INGLE-FLUX-QUANTUM (SFQ) superconductor electronics 
(SCE) has well documented advantages over 
semiconductor electronics for energy efficiency, clock speed, 
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and potential for reversible computing. Over the years, 
however, these advantages have largely remained unrealized 
because of low scale of integration and limited sophistication 
in functionality of superconducting circuits. While the 
semiconductor industry maintained an exponential growth of 
electronic circuit density, the density of JJ circuits has 
remained nearly stagnant for the last 25 years. This stagnation 
has been attributed in part to the gross disparity in funding of 
SCE compared with CMOS and the resultant lack of access to 
modern fabrication tools and systematic process development 
[1]-[3].   
Achieving very large scale integration (VLSI) with 
106 JJ/circuit and beyond requires decreasing the scale of all 
components to deep submicron dimensions. While there have 
been a number of reports on submicron JJs [4]-[11] with both 
low and high critical current density, Jc, the JJ definition was 
produced with e-beam lithography in circuits with a small 
number of JJs on small-size wafers [12]. There are no data and 
statistics on submicron JJs defined by modern steppers and 
scanners with 248 nm and 193 nm exposure wavelength, on a 
very large scale and on large-size wafers. 
The goal of this work has been to develop a robust 
fabrication process for Nb/Al-AlOx/Nb junctions, using 200-
mm production class tools of a typical CMOS foundry. In this 
paper we report on JJ fabrication as well as yield, JJ quality, 
repeatability and uniformity statistics on a large set of JJs in 
order to assess the JJ technology for VLSI circuits. This work 
builds on a decade of fully planar, niobium-trilayer process 
development targeting superconducting qubits for quantum 
information science and technology applications. In the 
present context, however, we focus solely on aspects related to 
the development of a robust niobium JJ fabrication process for 
classical digital and mixed signal applications. Further, the 
broader effort includes increasing the number of niobium 
wiring layers from 8 in the current process [13] to 10, and 
decreasing the size of inductors [14], resistors, and vias [15] to 
achieve circuits densities > 1M JJs/cm2. 
II. JOSEPHSON JUNCTION FABRICATION PROCESS 
A. General process description 
High-resolution photolithography requires high planarity of 
circuit layers because of the small focus depth ~ λ/(NA)2 of 
modern photolithography tools using a short exposure 
wavelength, λ, and a high numerical aperture, NA, objective 
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lenses. Therefore, in the MIT LL fabrication process all layers 
are planarized using chemical mechanical polishing (CMP) of 
dielectric layers. This ensures all metal layers are deposited on 
a nearly flat surface with topography height less than ~ 40 nm, 
except near etched vias in the dielectric which provide 
interlayer connections. A planarized stud-via process has also 
been developed [15] but is not used in this work. 
Planarization also allows the junction layer to be placed at 
any process level, since the layers are virtually identical, such 
that the choice may be dictated by SFQ circuit design 
considerations. For example, in our 4-metal-layer (4M) 
process, JJs are placed over one Nb ground plane layer, 
whereas in the 8-metal-layer (8M) process the JJ trilayer is 
above 4 planarized layers of Nb wiring, as shown in Fig. 1.  
 
Fig.1 Cross-section of MIT LL 8-metal-layer fabrication process with 8 fully-
planarized Nb layers marked as M0 – M7. JJ is marked JJ5, resistor R1, 
contact pad R2. Etched vias between adjacent layers are marked  V0, V1, etc. 
Nb/Al-AlOx/Nb trilayers were deposited in-situ in a cluster 
tool with separate chambers for magnetron sputtering of Nb, 
Al, and for AlOx formation by thermal oxidation. Nb base and 
counter electrodes were 150 nm and 250 nm, respectively, and 
the Al layer was 8-nm thick. The trilayer was deposited over a 
200-nm thick planarized SiO2 layer covering the bottom 
wiring layers M0-M4 of the 8M process or just one layer, M4, 
of the 4M process. 200-mm oxidized Si wafers were used 
with, typically, eight wafers per lot. Oxygen exposure 
(pressure∙time) for oxidation was adjusted to target the 
following Josephson critical current densities: 10 kA/cm2, 
20 kA/cm2, and 50 kA/cm2 [16]. Most of the data presented 
hereafter were obtained using our main, 10-kA/cm2 process, 
from hundreds of processed wafers. The data for higher Jc 
junctions were obtained on a much smaller set of wafers used 
to explore these Jc values as the targets for future process 
nodes. 
B. Photolithography of submicron Josephson junctions 
We used a Canon FPA-3000 EX4 stepper with 248 nm KrF 
excimer laser exposure wavelength, 5x reduction and NA=0.6 
for photolithography of all layers. We used a positive 
photoresist and antireflection coating to minimize standing 
waves caused by the high reflectance of Nb layers. 
The optical patterning of JJs reduces to photolithography of 
posts or contact holes in semiconductor manufacturing. The 
important differences are: first, a high accuracy and precision 
of the area definition is required as the critical current Ic is 
proportional to JJ area, and second, a broad range of JJ sizes 
needs to be printed in a manner preserving the proper 
relationship between their areas and critical currents. 
We used a circular-shaped design for JJs, as it retains 
circular symmetry after diffraction and gives the minimum 
area for a given critical dimension (CD). The square shape 
maximizing the area and used in [17]-[19] requires resolution 
enhancement techniques (RET) to correctly print corners 
rounded by diffraction effects, making the area control more 
difficult. In practice, the JJs were circular-shaped polygons 
(manhattans) defined on a 5-nm grid (25-nm grid on 5x 
photomask). Hereafter we give all dimensions in the 1x wafer 
scale after the 5x reduction. 
The theoretical resolution limit for a line-space structure 
with pitch p = w + s is pmin = (λ/NA)∙1/(1+σ), where w, s, and σ 
are the linewidth, space, and exposure coherence factor, 
respectively [20]. This gives pmin = 413 nm for coherent 
exposure (σ = 0) and 250 nm for partially coherent exposure 
with σ = 0.65. There is no theoretical resolution limit for 
single circles or squares. A practical limit exists, however, and 
it is set by the photoresist properties, focus depth budget, and 
the desired linearity of the relationship between the printed 
size on the wafer, dw, and the drawn size on the mask, d. 
Typical SEM images of photoresist features used for JJ 
definition are shown in Fig. 2. After photoresist exposure and 
development, the diameter of obtained features, i.e., the 
photoresist mask for JJ etching, was measured using a Hitachi 
CD-SEM by taking the mean of the measurements of the 
feature diameter at 49 points around the feature perimeter, as 
shown by the dotted white line in the right panel of Fig. 2. The 
measured dependence of the photoresist features on the wafer, 
dw, on the drawn size, d, is shown in Fig. 3. It is similar to the 
dependence we reported earlier in [15] for printing Nb posts in 
the context of our stud-via technology. Over a very wide range 
of JJ diameters, the dependence is very well approximated by 
                              (1) 
for d > dc, and dw = 0 otherwise, where dc is the minimum 
printable size  (i.e., the photolithography cut-off) and b is the 
process bias. The typical value of dc we observed over a 
several hundred wafers is 245 nm ± 20 nm, and the minimum 
value was ≈ 225 nm. 
  
Fig. 2. SEM images of photoresist features. Left panel shows a tilted view of 
the photoresist JJ etch mask at d = 400 nm. Right panel shows the top view of 
the photoresist JJ etch mask at d = 250 nm, giving dw = 150 nm; white dots 
around the perimeter show 49 points used for measuring the mean feature 
diameter,  dw. 
The origin of the cut-off is as follows. The requirement to 
print a range of JJ sizes sets an exposure dose - dose to print - 
dw= 
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that gives the proper sizing of the desired features. Diffraction 
of light on the mask features creates a nonzero exposure of the 
photoresist in the “dark” region of the geometric shade. This 
unwanted exposure increases as the feature size decreases, 
Fig. 4. At a certain size, dc, the exposure exceeds a critical 
level at any point on the wafer and renders all the photoresist 
completely soluble in the developer; the photoresist mask 
develops away in the development process. 
 
 
Fig. 3. The on-wafer diameter, dw, of circular features formed during the steps 
of Josephson junction fabrication as a function of JJ drawn diameter on the 
photomask. The data points with fitted curves from the bottom to top in the 
figures correspond to:  (■) – photoresist etch mask, (●) - etched counter 
electrode of JJs, (♦) - anodized counter electrode of JJs. Solid curves show fits 
to (1), giving dc = 235 nm and 223 nm, respectively, for the data in Fig. 3(a) 
and Fig. 3(b). The data in Fig. 3(a) and Fig. 3(b) were taken during two 
fabrication runs of the 8-metal layer process, about a year apart,  and 
demonstrate the high stability and reproducibility of the fabrication process. 
The size bias increases from b = 30 nm for the photoresist etch mask to ~ 
150 nm after anodization of JJs. The real diameter of the un-anodized Nb 
counter electrode, i.e., the actual JJ size, is shown by dashed curves. It is 
≈ 100 nm less than the anodized JJ seen in the SEM. The desired, ideal, 
relation dw = d is shown by the dotted line in Fig. 3(a). 
In order to provide a mathematical description of the image 
size for comparison with the measurements, we use the 
standard theory of image formation in optical imaging systems 
based on Fraunhofer scalar diffraction theory and Fourier 
optics [21],[22]. In this theory, the image formed by an 
objective is a Fourier transform of the diffraction pattern of 
the optical mask filtered by the finite numerical aperture of the 
objective (exit pupil). For coherent illumination, the amplitude 
of light in the image plane on a wafer can be written as 
      (2) 
      
where  is the mask spectrum, i.e., the Fourier 
transform of the mask pattern,  is the so-called pupil 
function describing the response of the projection system to 
spatial frequencies ( , ), and the term  
represents the interference of light rays propagating in a 
direction θ given by    [23]. 
For an opaque disk with diameter d on the photomask (a 
drawn JJ), the mask transmittance function is 
 
 = 0 if , and  1 if   > 1       (3) 
where .  The Fourier transform of the   
function is an Airy function [22], so the mask spectrum is 
 
where ,   is Dirac delta-function, and  is a 
first-order Bessel function of the first kind.  
For a circular-symmetric imaging system with coherent 
illumination, the pupil function is 
 = 1  if  ≤ , and 0 otherwise.    (5) 
That is, an image is formed only by the light rays arriving at 
angles with  less than the numerical aperture of the lens, 
and all higher spatial frequencies are filtered out. This sets the 
limits of integration in (2) from    to .  
In general, (2) requires numerical integration. In order to get 
an analytical expression, we consider the case of very small 
mask diameters  and use a zeroth-order expansion 
of the Airy function  = 1/2. Then, the mask function in 
(4) becomes 
 ,                   (6) 
and the integral in (2) can be evaluated [22] to obtain the field 
distribution in the image plane, i.e. the aerial image, 
 
which retains the circular symmetry of the photomask, and   
is the distance from the center of the aerial image. The 
normalized intensity of light at any point is  . 
To find the size of the image realized in the photoresist, we 
apply the standard model of an infinitely thin, threshold resist 
[23], [24]. In this model, the photoresist is developed away at 
any point on the wafer that receives an exposure dose higher 
than a threshold dose corresponding to the normalized light 
intensity  and remains on the wafer otherwise. The contour 
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of the image in the image plane is then given by points 
satisfying the solution of the equation 
 ,                                 (8) 
which reduces to   in our circular-symmetric case. 
A solution of this equation exists only if the mask diameter (JJ 
drawn size) is larger than the minimum size , given by 
 
Otherwise, the light intensity at any point of the image is 
larger than  and the resist will be developed away. Indeed, 
at the center of the image where  = 1, the light 
intensity is , and (8) can only be satisfied if 
d  ≥   as given by (9).  A similar treatment for square posts 
can be found in [25], giving for the minimum printable size of 
squares an extra factor of   in (9).  
 For mask diameters slightly larger than , the size of the 
image in photoresist can be found by expanding the Airy 
function in (7) to the next leading order, 
   to obtain, using (8), 
 
with dc given by (9). For , (10) gives the same 
functional dependence as the empirical relation (1). Note, that 
according to (7) the light intensity grows as d4 for d <<  NA/λ, 
so the cut-off at dc is very sharp. 
 An intensity threshold   = 0.3 is a good representation of 
the typical photoresists [23]–[25]. This gives  = 177 nm for 
our exposure conditions, a bit lower than the typical values of 
 > 220 nm observed in this work. The difference is 
attributable to a partially coherent exposure used, finite 
photoresist thickness, defocusing, and other photoresist 
effects. 
 
Fig. 4. Light intensity distribution in the image plane (aerial image of JJs) for 
several diameters of the opaque disc representing various drawn JJs on the 
photomask. The distance is counted from the center of the aerial image. If d ≤ 
dc (e.g., two upper curves), the light intensity everywhere is larger than the 
photoresist exposure threshold Ith so that there is no image in photoresist , i.e., 
all the resist is developed away, and hence there is no photoresist mask for JJ 
etching. The diameter of the resultant photoresist image as well as the cut-off 
diameter dc depends on the photoresist threshold intensity. 
Light intensity distributions following from (7) are shown 
in Fig. 4 for several mask diameters d below and above the 
minimum printable size . A photoresist with lower Ith, e.g., 
Ith = 0.1 also shown in Fig. 4, gives a larger value of dc and a 
smaller photoresist image. 
 For a wider range of sizes, approximation (6) for the mask 
function (4) is insufficient and (2) needs to be integrated 
numerically. Numeric results obtained using the 
photolithography simulator PROLITH 9.0 [26] are shown in 
Fig. 5 for coherent and partially coherent illumination. Not 
surprisingly, near the cut-off size the numerical results agree 
very well with our analytical result (10) for coherent 
illumination. For the partially coherent illumination, σ = 0.65, 
the cut-off diameter increases to 192 nm, closer to the dc 
observed. 
 
Fig. 5. Results of the analytic and numeric calculations of the image diameter 
in the threshold photoresist as a function of the drawn diameter on the 
photomask for different exposure parameters and photoresist threshold 
intensity, Ith. Dashed lines are the analytical result (10) for coherent 
illumination, σ = 0, and d << NA/λ at two different threshold intensities; solid 
lines are numeric results obtained using PROLITH for the same parameters. 
PROLITH simulations at σ = 0.65 are shown by dots (●) along with the fit to 
(1) shown by the solid line; they are virtually indistinguishable. 
 
The simulated photoresist image diameter at σ = 0.65 (used 
in this work) is very well fitted by the empirical function (1) 
that was derived to fit the photoresist feature diameters 
measured in the SEM, see Fig. 3 and Fig. 5. This gives yet 
another justification for using (1) in further discussions of JJ 
properties. 
C. Etching and anodization of Josephson junctions 
After patterning the photoresist mask, the JJ counter electrode 
was etched using a high-density plasma etcher and then 
anodized to prevent degradation of the exposed AlOx barrier 
[27]-[29]. The sizes of the etched JJs were measured before 
and after the anodization step, and are shown in Fig. 3 along 
with the size of the photoresist features used as an etch mask. 
For statistics, multiple JJs of the same nominal size were 
measured on the same test chip at different locations on the 
wafer.  
 We developed an etch recipe that provides a constant 
positive bias Δb ≈ 80 nm to the etched features, thereby 
obtaining a larger diameter of the etched JJs than the 
photomask diameter in order to compensate for a consumption 
of Nb in the anodization process. The post-etch diameter of JJs 
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is shown in Fig. 3 by blue dots along with the fits to (1), 
shown by blue curves. The post-etch diameters differ from the 
etch-mask diameters, shown in black, by a size-independent 
bias – i.e., all the data points are shifted up by the same 
amount. 
Anodization adds yet another bias component, increasing 
the JJ diameter by about 50 nm, Fig.3. This increase is caused 
by the Nb2O5 layer grown on the sidewalls of JJs during the 
anodization. Its thickness was measured using cross-section 
TEM, and was found to be ≈ 50 nm, see Fig. 6.  
During the anodization, about 0.9 nm/V of Nb is consumed 
and converted in about 2.5 nm/V of niobium oxide. Therefore, 
the actual diameter of niobium in the counter electrode of JJs, 
i.e., the final JJ size as seen in SEM, is given by dw = danod –
100 nm , where danod is the JJ diameter after the anodization. 
This dependence is shown in Fig. 3(a) and (b) by a green 
dashed curve; it corresponds to the final bias b in the range 
from 50 nm to 70 nm in (1).  
The final bias is the sum of the photolithography, etching, 
and anodization components: b = bphoto + betch + banod – 100 
nm. The purpose of the described bias settings was to obtain 
the final diameter of Nb in the counter electrode of JJs within 
± 50 nm from the diameter of the photoresist etch mask. This 
is convenient from the in-line process control standpoint.  
Note that etching and anodization do not affect dc, which is 
determined solely by the photolithography process. 
D. Planarization and further processing of JJs 
After patterning the base electrode of the JJs using the 
photolithography and high-density plasma etching, the 
junction mesa was planarized by depositing a thick layer of 
SiO2 and polishing it down to the level of the JJ counter 
electrode by using CMP. This creates a flat surface of the 
interlayer dielectric, on to which a Nb wiring layer is 
deposited and patterned for contacting the tops of the JJs. The 
SiO2 thickness was measured using an ellipsometer. The 
surface roughness of SiO2 layers after the CMP was measured 
by an AFM and found to be less than 0.4 nm over a 10 µm x 
10 µm window.   
 
 
Fig. 6. A cross-section TEM image of fully processed Josephson junction with 
drawn diameter d = 500 nm. Lighter region along JJ sidewalls and base 
electrode is anodized niobium and Al/Nb bilayer of the base electrode (BE).  
Further processing steps involve depositing and patterning 
the resistor layer, adding an interlayer dielectric above the 
resistor layer, opening contact holes to the buried JJ base 
electrode and resistors, and depositing and patterning the 
wiring layer used to contact the JJs and the resistors; see the 
final process cross-section in Fig. 1. A cross-section TEM of a 
fully processed 500-nm JJ is shown in Fig. 6. 
E. Electrical characterization of Josephson junctions 
The electric resistance of individual JJs on the processed 
wafers was measured by semi-automated wafer probers, using 
4-probe measurements of JJs in a cross-bridge Kelvin 
geometry (CBKR). For a description of CBKR technique see 
[15],[31],[32],[61],[62] and references therein. A JJ design 
with a minimum surround by the counter electrode and the top 
wiring layer was used to minimize its parasitic contribution of 
the JJ tunnel barrier resistance. For the JJ sizes used in this 
work, this parasitic contribution is negligible, but it may 
become noticeable at d > 5 µm and even less for higher-Jc 
junctions.  To test JJ repeatability, a number (typically 36, 44 
or 60) of nominally identical JJs were measured on each of 9 
dies spread across the wafer, providing data on 324 - 540 JJs 
for each size, and over 4000 JJs in total per wafer. JJ 
conductance versus size dependences were used to infer the 
tunnel barrier specific conductance and to estimate the Jc from 
room-T measurements, using 160 test structures with JJ drawn 
sizes from 200 nm to 15 µm at each location. A few test 
structures with JJ drawn sizes d ≤ dc were used to measure dc 
electrically and to assess its reproducibility on the wafer scale. 
Junctions with d ≤ dc were generally tested open, consistent 
with SEM measurements done on a few chips per wafer. 
The test structures from the same set, but with d > dc, were 
then measured at LHe temperature after dicing the wafers and 
wire bonding devices on individual chips.  Current-voltage (I-
V) characteristics of single JJs and 1000-JJ series arrays were 
measured in a magnetically shielded cryoprobe allowing for 
automated testing of up to fourteen 5 mm by 5 mm chips in 
liquid He. 
III. EXPERIMENTAL RESULTS AND DISCUSSION 
A. General approach, justification, and statistics 
Our approach is to evaluate continually the reproducibility 
(between wafers) and repeatability (within a wafer) of the 
fabrication process and its components, e.g., JJs, on a very 
large scale. Cryogenic measurements of individual JJs on this 
scale, however, are practically prohibitive due to expense and 
time investment. Also, critical currents of small junctions with 
Ic less than about 20 – 50 µA cannot be directly measured at 
4.2 K because their switching is affected by noise. Procedures 
for extracting Ic in such cases exist, e.g., measuring the 
switching statistics and subsequent fitting to a theoretical 
dependence, or measuring the devices in a dilution refrigerator 
at much lower temperatures. However, these techniques even 
more time consuming and expensive for the task at hand.  
Instead, our approach is to establish a clear connection 
between wafer-scale statistical data (on a large number of 
devices per wafer) acquired at room temperatures and 
cryogenic measurements (fewer devices per wafer) that are 
used to validate and supplement them. 
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 It has been very well established during the last 50 years 
that the critical current of a Josephson junction and its normal 
state conductance GN = 1/RN are related, because both depend 
on the very same property of the junction - the barrier 
transparency, for a review see, e.g., [47]. This is commonly 
expressed by the statement that IcRN product at a given 
temperature is a constant for the given type of JJs. For tunnel 
junctions the relationship is known as Ambegaokar-Baratoff 
(AB) formula [33]  
Ic = GNVAB(T)  and  VAB(T) = g(πVg/4)tanh(Vg/4kBT),    (11)  
where Vg is the gap voltage (Δ1+Δ2)/e, Δ1(T) and Δ2(T) are the 
superconducting energy gaps in the junction electrodes, and g 
is a numerical factor of order unity which accounts for 
deviations from the ideal model [33], such as barrier non-
ideality, proximity between Nb and Al overlayer in the base 
electrode, strong coupling effects in Nb, etc. 
 We determined VAB at 4.2 K for our junctions and used it to 
infer the critical current of JJs from their conductance. Also, 
we experimentally established the relation between the normal 
state conductance GN at 4.2 K, entering into the AB formula 
(11), and the JJ conductance G300 at 300 K. This chain of 
relationships allows us to use G300 to characterize the value of 
Ic of the junctions at 4.2 K. 
 However, when considering the relative statistical 
quantities, e.g., on-chip and on-wafer standard deviation of Ic 
and run-to-run reproducibility, the knowledge of the exact 
value of VAB is not strictly required in all cases of interest.  
For example, if quantities GN and VAB are independent 
statistical variables X and Y, the variance of their product is 
Var(XY) =Var(X)·Var(Y) + Var(X)·[(E(Y)]2+Var(Y)·[E(X)]2, 
where E(X) and E(Y) are the expectation values, i.e., their 
mean values [48]. Hence, a normalized value of Ic standard 
deviation σIc = [Var(Ic)]1/2/E(Ic) can be written as 
                (12) 
where σG and σVab are the normalized standard deviations of 
the JJ conductance and the Ambegaokar-Baratoff voltage - 
IcRN product, - respectively. In turn, the σVab is the same as the 
relative standard deviation of the gap voltage σVg in the 
ensemble of junctions since the variation of the hyperbolic 
tangent term in (11) is negligible at 4.2 K where Vg >> kBT.  
Thus, the standard deviations σG and σVg can serve as a good 
estimator of σIc by using (12), and a complex problem of the 
exact determination of Ic and its statistics, especially in small 
JJs, is replaced by the simpler task of finding σG and σVg from 
relatively straightforward measurements of the gap voltage 
and JJ conductance. 
The results of the implementation of the approach described 
above are given in the subsequent sections and followed by a 
discussion.  
B. 10 kA/cm2 process 
Fig. 7 shows the relation between the room-temperature JJ 
resistance R300 and JJ normal state resistance RN extracted 
from I-V characteristics measured at 4.2 K. The relation is 
linear, R300 = kRN with k = 0.905±0.010 and, respectively, 
GN = kG300.  Values of k less than unity are consistent with the 
tunnel barrier and indicate negligible contribution of Nb leads 
to the junction resistance [30]-[32]. I-V characteristics also 
show high junction quality as indicated by a relatively large 
subgap resistance Rsg/RN > 10 and gap voltage Vg = 2.75 mV. 
The AB voltage IcRN = VAB(T) at 4.2 K was determined to 
be 1.75 mV for our 10 kA/cm2 JJs. 
 
Fig. 7. The room temperature resistance of JJs in CBKR configuration vs their 
normal state tunnel resistance from I-V characteristics at 4.2 K for multiple 
junctions and different locations on two wafers of 10 kA/cm2 process. 
The linear relation between R300 and RN (and respective 
conductances G300 = 1/R300 and GN) enables us to use the 
automated wafer-prober measurements of R300 to screen 
rapidly of a very large number of JJs on 200-mm wafers, in 
lieu of performing time consuming measurements at 4.2 K. 
This enables a statistical assessment of JJ uniformity and 
reproducibility on the wafer scale, and it provides an accurate 
prediction of JJ critical currents and trilayer’s Jc based on 
room-T measurements. 
The gap voltage standard deviation σVg was measured using 
single JJs and series arrays of 100 and 1000 JJs with drawn 
sizes from 500 nm to 2200 nm. It was determined to be less 
than 0.4%, limited by the accuracy of our voltage 
measurements (about ±10 µV). Consequently, the first and the 
third term in (12) can be neglected, and the critical current 
standard deviation is primarily determined by the standard 
deviation of JJ conductance. 
The JJ conductance, both GN and G300, and the critical 
current Ic are proportional to JJ area  
  and  ,   (13) 
where parameters d0 and d1 account for the deviation in the 
junction diameter as determined by electrical measurements  
at, respectively, 300 K and 4.2 K from its physical diameter dw 
as measured by the SEM. Since dw is described by (1), 
parameters d0 and d1 simply modify the size bias b. Parameters 
G0 and Jc characterizing the tunnel barrier can be found by 
fitting   and   to (13) with dw given by (1) with G0, 
Jc, and b taken as fitting parameters. An example of such a 
fitting is shown in Fig. 8 for nine locations on a 200-mm 
wafer. All data are fitted exceptionally well by accounting for 
the nonlinear relationship between the JJ electric size and the 
drawn size due to the optical process bias described by (1). 
Simple fits assuming solely a constant bias, the so-called 
“missing diameter,” fail to fit the data in the range of sizes 
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below ~ 800 nm, where the optical bias is most nonlinear. 
Consequently, a manifestly “liner fit” would predict an 
incorrect (and size-dependent) value of the specific 
conductance G0 and, hence, Jc. 
 
Fig. 8. Typical data showing the square root of JJ conductance at room 
temperature, , as a function of  the drawn diameter of JJs on the 
photomask. The data were taken on 18 chips at 9 different locations on the 
typical wafer from 10 kA/cm2 process run. The locations, labeled as A4, B2, 
etc., correspond to the 7x7 exposure grid (A,B,…,G;1,2,…,7) of the wafer. 
160 junctions with drawn diameters from 0.20 µm to 15 µm were measured at 
each location. The data for 1296 JJs are shown for the range of sizes from 
250 nm to 4 µm. The solid line is the fit to (13) with dw given by (1). The 
dashed line (linear fit) is a fit to G300 = G0(π/4)(d - d0)2 which does not account 
for dc, where d0 is the so-called “missing diameter,” giving d0 = 80 nm. The 
full fit to (13) with (1) gives G0 = 64 mS/µm2, dc = 0.26 µm, and b = 80 nm. 
 Typical histograms of the conductance of nominally 
identical junctions at room-T are shown in Fig. 9 for all JJs 
tested on a wafer. The distributions are fitted well by a 
Gaussian distribution with a standard deviation σG that 
depends on the junction size. The data in Fig. 9 represent 
aggregate distributions of JJs located on 9 chips over 200-nm 
wafers, and so the σG values represent wafer-level spreads of 
JJ conductance. Local, on-chip spreads, which are more 
important for SFQ circuits, are in fact smaller as will be 
discussed below. The wafer spread is a convolution of several 
factors: local variations of JJ area and tunnel barrier 
transparency within a 5x5 mm2 chip, global variation of the 
mean area caused by focus variations from one exposure field 
to another, and global variation of the trilayer tunnel barrier 
specific conductance on the wafer scale. 
We have explained above that the distribution of the critical 
currents, the relative standard deviation σIc, is expected to be 
dominated by the distribution of the JJ conductance, 
characterized by σG. To verify this, we measured the I-V 
characteristics of series arrays of 1000 JJs, Fig. 10, and 
determined the distribution of the switching currents of JJs in 
the arrays, Fig. 11.  
In general, the distribution of switching currents Is in the 
array of JJs is a convolution of the switching distribution of a 
single JJ [49] and the distribution of the Ic of all JJs in the 
array. At sufficiently large Ic, i.e., for Ic >> 2πkBTeff/Φ0, where 
Φ0 is the flux quantum and Teff is the effective noise 
temperature seen by the junction, the switching current Is is 
very close to the actual Ic. In this limit, the Is distribution is 
practically a good estimate for the Ic distribution.  
 
 
 
 
Fig. 9. The aggregate distributions of JJ conductance at room-T for several 
realized sizes of JJs on wafer, dw: (a) – 300 nm, (b) – 350 nm, (c) – 600 nm, 
(d) – 800 nm. The distributions represent 324 JJs measured at 9 locations (36 
JJs per chip) for (a) and (b), and 540 JJs from the same locations (60 JJs per 
chip) for (c) and (d). Solid curves are Gaussian fits with the standard deviation 
σG shown in each figure. JJ conductance at room-T is proportional to the 
normal-state conductance at 4.2 K and to Ic of JJs. Therefore, the standard 
deviations shown here represent the standard deviation of the Ic of JJs on the 
wafer scale. JJ yield, Y, on these test structures was 100%. 
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Conversely, for JJs with small Ic, the switching current can be 
significantly affected by thermal and external noise, leading to 
an Is distribution wider than the Ic distribution if there is no 
sympathetic switching. Therefore, the width of the Is 
distribution for an array of JJs should be viewed as an upper 
boundary. We have found good agreement between the on-
chip variations of JJ conductance at room-T, characterized by 
standard deviation σG, and the on-chip variations of the 
switching current of JJs characterized by standard deviation σIs 
for JJ drawn sizes above ~ 700 nm. For smaller sizes, down to 
the smallest size of 300 nm measured, the switching 
distributions at 4.2 K get progressively wider than the 
conductance distribution for the same size of JJs, as expected. 
  In the following discussions, we will use the conductance 
distribution as an estimator for the distribution of JJ critical 
currents both on-chip and on-wafer. We furthermore will use 
relative standard deviations expressed as a percent of the mean 
value. 
 
Fig. 10. The I-V characteristics of 1000-JJ series arrays of Josephson junctions 
with drawn diameters from 1.0 µm to 0.6 µm (from top to bottom). Up to 40k 
JJs per chip were measured using these arrays. The I-V curves were used to 
build the switching distributions shown in Fig. 11 and characterize the on-chip 
distributions of the critical current of JJs, Ic.  
The conductance distribution standard deviation depends on 
the size of the junctions. This dependence is shown in Fig. 12 
for the on-chip and wafer-averaged conductance standard 
deviation. If we assume that all variations of JJ conductance 
arise solely from variations of the JJ area and take the barrier 
to be absolutely uniform, we can develop a simple model to 
describe the data. The JJ area is A = (π/4) , and its 
fluctuations are twice the fluctuations of JJ diameter (to 
leading order in the fluctuating term). If we assume that the 
area fluctuations come from fluctuations of the JJ area on the 
chrome photomask, so-called mask errors, we obtain using (1)  
 
where δd is the variation of the JJ diameter on the chrome 
photomask introduced by the photomask fabrication process. 
Since the address size used to e-beam-write the junction 
photomask is 5 nm, it is reasonable to assume δd to be 
approximately this value and treat it as a fitting parameter in 
fitting (14) to the data in Fig. 12.    
In order to confirm this model, we measured the on-chip 
variations of the JJ diameters at different steps of JJ 
fabrication, using a Hitachi CD-SEM as described previously. 
Unfortunately, the accuracy of the SEM measurements suffers 
at JJ sizes larger than about 1 µm, because at the relatively 
low magnification needed to be used to image the JJ, nm-scale 
variations become undetectable. In contrast, 200k 
magnification was used for the smallest JJ sizes.  
 
 
Fig. 11.  The typical switching current distributions obtained from the I-V 
characteristics of 1000-JJ series arrays shown in Fig. 10 and similar: (a) – 
d = 500 nm, (b) - d = 1000 nm. For the critical currents much larger than the 
thermal noise, these distributions characterize the Ic distributions.  
The measured relative standard deviation of the diameter, 
σd/<d>, where <d> is the mean diameter, was converted into 
the relative standard deviation of the area σA/<A>. The results 
shown in Fig. 13 are for a typical wafer from the 8M process 
run. The measured area variation can be explained by the 
model (14) at δd ≈ 4 nm. This value is very close to the grid 
size of 5 nm used to define the polygons approximating the 
circular JJs, corresponding to the address size used for e-beam 
writing of the photomask patterns. While this value is 
consistent with a “mask error” model, it does not account 
explicitly for any imperfections introduced during the etch 
process. It is worth noting that we did not observe any 
significant difference in the area variations of JJ features after 
different processing steps, except perhaps for very small JJs.  
The best fit to the JJ conductance variations gives a 50% 
larger δd ≈ 6 nm, see the solid lines in Fig. 12. Although the 
range of mask errors is small and likely independent of the JJ 
mask size, the strong enhancement of the area fluctuations 
observed near the minimum printable size is due to the 
strongly nonlinear relation between the drawn and realized 
sizes (1), see in Sec. 2B. This enhancement makes printing of 
sizes near the cut-off size dc impractical if a precise area 
control is required.  
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Fig. 12. The relative standard deviation of JJ conductance, in percent of the 
mean, as the function of JJ drawn diameter on the photomask for the two 
typical wafers. The actual diameter of the JJs on the wafers is shown on the 
right axis. The data were obtained by measuring 9 chips per wafer and the 
minimum of 36 to 60 JJs of the same size per chip. The wafer-averaged data 
are shown by squares, whereas the data from the best locations on the wafer 
are shown as dots. The expected conductance variations following from the 
model of JJ area variations (14) at δd = 4 nm as measured in SEM, see Fig. 
13, is shown by the dashed curve. The best fits to the best data are shown by 
the solid curves and give δd = 6 nm and   δd = 6.5 nm for w6 (a) and wafer 8 
(b), respectively. 
 
The JJ sizes that can be implemented in VLSI SFQ circuits 
with Jc = 10 kA/cm2 range from 700 nm to 2000 nm, giving 
the Ic range from 38 µA to 314 µA. Smaller critical current 
(i.e., smaller sizes) would give unacceptable bit error rates in 
logic cells, and this determines the lower bound.  For this 
range, the on-chip spreads of JJ conductance and Is are less 
than 2%, see Fig. 12, and the on-wafer spread is less than 3%, 
see Fig. 9. We believe that these spreads are sufficiently low 
for yielding SFQ circuits with 106 JJs and beyond, and they 
meet the requirements specified in [1] and [46]. 
 
Fig. 13. The relative standard deviation of JJ feature area variations at 
different steps of JJs fabrication: photoresist mask, etched counter electrode, 
anodized counter electrode, and un-anodized part of niobium counter 
electrode. The diameters of multiple JJs were measured by CD-SEM to 
calculate the standard deviation. The accuracy of the measurements decreases 
at large sizes because progressively lower magnification needs to be used to 
image the features. Equation (14) at δd = 3.5 nm is shown by a solid curve. 
C. 20 kA/cm2 process 
Further increasing the speed of SFQ circuits may require Jc 
higher than 10 kA/cm2 (the present target of our 8M and 10M 
processes) and correspondingly smaller JJ sizes to maintain a 
fixed Ic. To make a preliminary evaluation of the expected 
parameter spreads, we made a process-development run 
targeting Jc of 20 kA/cm2 and 50 kA/cm2. We used the same 
set of photomasks and the same processing as was used for the 
10 kA/cm2 process presented above. 
The I-V characteristics of individual JJs and 1000-JJ arrays 
were measured at 4.2 K and are shown in Fig. 14. The 
switching distributions were extracted from the I-Vs, and the 
room-T measurements on multiple individual junctions were 
done on the same set of JJs as was used in Sec. 3B.  
 
Fig. 14. The I-V characteristics of 1000-JJ arrays of Josephson junctions with 
drawn sizes 1.0 µm and 0.8 µm, from top to bottom. The exact value of Jc on 
this wafer was 23.8 kA/cm2 determined from the scaling of Is in the range of 
drawn sizes from 0.6 µm to 2.0 µm. The specific normal state resistance was 
found to be RN0 = 7.57 Ω µm2 and JcRN0 = 1.80 mV. 
D. 50 kA/cm2 process 
The same fabrication and electrical measurements were 
done for a 50 kA/cm2 process run. The typical I-V curves for 
single JJs are shown in Fig. 15. 
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Fig. 15. The I-V characteristics of junctions with Jc = 45 kA/cm2 and drawn 
diameters 770 nm and 670 nm, respectively, for the top and bottom curves. At 
this Jc, the junctions are self-shunted with damping parameter βc close to 1 as 
indicated by the return current Ir = 0.85Ic. Dashed lines show the subgap 
resistance, Rn damping the JJs at these voltages. The solid line shows the 
normal state resistance above the gap voltage, RN for d = 770 nm. A current 
step on the return branch at V ~ 0.65 mV is a geometric resonance of 
Josephson oscillations in the JJ leads. The normal-state specific resistance, 
RN0, at this Jc is 4.45 Ω µm2 and JcRN0 = 2.01 mV. 
An “excess” current can be seen in I-V curves defined as the 
zero voltage intercept of the solid line in Fig. 15. It is about 
0.33Ic. This “excess” current results from the time averaging 
of Josephson oscillations above the gap voltage of the current-
biased JJs [34], [35]. 
The advantage of the 50 kA/cm2 process is that JJs at this 
current density intrinsically become almost nonhysteretic as 
can be seen in Fig. 15. The return current is about 85% of the 
critical current, indicating self-shunting with the damping 
parameter 1 < βc <2. Therefore, the junctions can be used in 
SFQ circuits without external resistive shunts. Their damping 
is provided by the internal subgap resistance Rn and the 
resultant IcRn product is about 2 mV, a factor of 2 higher than 
for the externally shunted JJs in the 10 kA/cm2 process at the 
critical damping βc = 1. Such junctions would enable much 
faster and denser circuits at future technology nodes.  
The JJ conductance spreads and Is spreads for JJs with 
24 kA/cm2 and 45 kA/cm2 are shown in Fig. 16. They are 
somewhat larger than the typical spreads shown in Sec. 3B for 
the 10 kA/cm2 process, but follow similar trends. 
The spreads can be fitted by (14) with δd = 10.5 nm. Since 
we used the same photomasks and fabrication process, this 
difference may indicate the existence of another factor that 
contributes to the spreads of the effective, electrical, area of 
the JJs in addition to the geometric fluctuations described by 
(14) and that scales with JJ diameter in the same manner. 
Although the nature of a higher variability of high-Jc JJs has 
not yet been firmly established, we anticipate that these initial 
spreads can be reduced to the same level as those for the 
10 kA/cm2 with additional fabrication runs and process 
maturity. 
 
Fig. 16. The standard deviation of JJ conductance at room-T for single JJs and 
of the switching current at 4.2 K for 1000-JJ arrays fabricated with critical 
current densities Jc = 10 kA/cm2, 24 kA/cm2, and 45 kA/cm2. The data from 
top to bottom correspond to the best locations on wafers at Jc=10 kA/cm2 and 
24 kA/cm2, wafer-averaged data for 24 kA/cm2, best locations at 45 kA/cm2 
and 4.2 K data for arrays after that. The solid line shows the expected standard 
deviations from model (14) at δd = 10.5 nm and fits the data for high-Jc 
junctions very well. The fit for the 10 kA/cm2 process is shown by the dashed 
line (δd = 6 nm), see also Fig. 12.   
E. Discussion 
In the prior discussion we left aside other possible 
contributions to JJ variability beyond the enhanced mask 
errors described by (14). The first is the variation of the cut-
off size dc caused by variations of focus, local photoresist 
chemistry, etc. This contribution is also enhanced by the 
strongly nonlinear projection present near the cut-off. Indeed, 
differentiating (1) with respect to dc we get a similarly 
diverging expression 
 
where δdc is the variation of the cut-off size. The contribution 
of (15) to on-chip variability should be much smaller than 
(14), due to the much smaller numerator - δdc within the die 
should be very small.  Nonetheless, it may contribute to cross-
wafer variation, due to focus variation between stepped 
exposure fields, which could produce δdc in the range of 
±10 nm across the wafer. 
The second is variations of electric biases d0 and d1 in (13), 
which is equivalent to variations of b in (1)  
 
These δb variations could be caused by contamination of 
Nb around JJ sidewalls, e.g., hydrogen absorption during 
etching [36]-[39], that affects superconducting properties of 
Nb near the Nb/Nb2O5 interface. The size of this potential 
variability, or if it even exists, is not known. The total area 
variance is the sum of all variances described by (14)-(16). 
Yet another potential source of JJ variability is fluctuations 
of the barrier transparency, especially in high-Jc junctions. The 
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possibility of the existence of nanoscale regions with high 
barrier transparency, often called pinholes or quantum point 
contacts (QPCs), in ultrathin AlOx tunnel barriers was 
assumed from the early days of transport measurements on 
tunnel junctions, see [52] and references therein. It was also 
invoked to explain the details of the subgap transport, see, e.g., 
[7], [8], [35], [50]-[54]. Recently, wide distributions of AlOx 
barrier thickness in Al/AlOx/Al junctions were found using 
scanning transmission electron microscopy [55],[56], 
confirming the existence of nanoscale regions with much 
thinner barrier than the mean thickness.  
The existence of these QPCs does not necessarily imply a 
higher variability of high-Jc junctions. It depends on their 
spatial and transparency distribution functions. For instance, 
for junctions effectively saturated with QPCs channels, if the 
distribution of QPC transparencies is very broad and universal 
[57], as was assumed in [35] and [58], the distribution-
averaged conductance and Ic should be self-averaging 
quantities that do not vary significantly from junction to 
junction. On the other hand, if the QPCs transparency 
distribution is quite narrow and fabrication-dependent [50], 
[54], such that the transport properties are governed by QPCs 
with the transparency close to 1, the number of these QPCs, n, 
in a high-Jc junction is expected to be on the order of a few 
hundred [51], [53], and scale proportionally to the junction 
area. Statistical fluctuations in the number of high-
transparency QPCs are expected to be on the order of n-1/2 and 
scale as A-1/2. This would result in σG dependence similar to 
(16) with a quantity in the numerator characterizing the mean 
spacing between the QPCs. We leave a more detailed 
investigation of these issues for a separate study. 
As we have shown above, the on-chip and cross-wafer 
spreads that we have achieved in our 10 kA/cm2 processes 
with 4 and 8 metal layers are at a sufficient level to enable the 
fabrication of VLSI superconducting circuits with 106 JJs and 
beyond. The spreads reported here are significantly lower than 
those reported for the best industrial [41]-[45], or advanced 
research processes [17],[19],[40]. However, further lowering 
of JJ spreads is always desirable, especially for higher-Jc 
processes with smaller JJs. The results obtained in this work 
show three clear tactics to accomplish this.  
The first tactic is the reduction of “mask errors” – 
fluctuations of JJ area on the photomask – by implementing a 
smaller grid size for JJ design and a smaller address size for 
photomask e-beam writing. We are planning to utilize 
photomasks with a 1-nm design grid and assess improvements 
in future process runs. This should also allow us to verify our 
model (14).  
The second tactic is the minimization of mask error 
enhancement caused by the proximity of JJ sizes to print to the 
photolithography cut-off size dc at which the area fluctuations 
diverge. This can be done by transitioning to 193-nm 
photolithography, which significantly reduces dc. Indeed, 
using (9), we can estimate the cut-off size for our 193-nm 
exposure tool with NA = 0.75 to be 110 nm for the threshold 
resist and coherent illumination, and about 130 nm for actual 
resists. This is a factor of 1.6 - 2 less than for 248-nm 
photolithography used in this work.  Then, the ratio of the 
minimum JJ size we need to print dmin ~ 500 nm, e.g., as could 
be used in a 50 kA/cm2 process, to the cut-off size dc will 
increase from the present dmin/dc ~ 2 to dmin/dc ~ 4, moving the 
region of nonlinear projection – i.e., the strongly nonlinear 
part of the dw(d) dependence and the associated mask error 
enhancement - farther away from the size range of interest.  
The third tactic is the identification and elimination of the 
extra JJ variability that accounts for approximately a 50% 
increase of the conductance spreads with respect to the 
geometric area fluctuations described by (14), see Fig. 12 and 
Fig. 16. We leave the implementation of these approaches for 
future work. 
IV. CONCLUSION 
We have developed a fabrication process for fully 
planarized Nb/Al-AlOx/Nb Josephson junctions on a 200-mm-
wafer tool set available in a CMOS foundry with 248-nm 
photolithography. We have measured the on-chip and cross-
wafer spreads of the junction conductance and critical current 
for junction sizes ranging from 200 nm to 1.5 µm in diameter 
and critical current densities up to 45 kA/cm2. We have 
determined explicitly the relationship between the drawn 
junction size, the size realized on the wafer, and the minimum 
printable size for circular-shaped junctions. We have shown 
that a model accounting for the enhancement of mask errors 
near the minimum printable size accurately describes the 
variations of JJ parameters as a function of the drawn size. For 
the range of JJ sizes intended for use in SFQ circuits, we have 
achieved levels of JJ repeatability and yield consistent with the 
large-scale integration of superconducting circuits comprising 
106 JJs and beyond. The junctions and 8-metal-layer fully 
planarized fabrication process described in this work have 
been utilized to fabricate with high yield and successfully 
demonstrate RQL shift registers with 72800 JJs per 5 mm by 
5 mm chip [59]. A truncated, 4-metal-layer, version of this 
process has been used to successfully demonstrate a new type 
of ac-powered SFQ circuits with 32800 Josephson junctions 
[60]. To the best of our knowledge, these are the largest SFQ 
circuits demonstrated up to date. 
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